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Abstract 
The NA48 experiment at the CERN SPS accelerator is 
making a measurement of thc direct CP violation paramctcr 
E I / C  by compering thc four rates of decay of IQ and K,. into 2x0 
and K + K - .  To reconstruct the dccliys into 2x0 the information 
from the almost 13500 channels of ii qiiasi-hornogeneous liquid 
krypton elcctromagnetic calorimeter is used. The readout 
electronics of the calorimeter has been designed to provide 
a dynamic range from a Cew McV to about 50 GeV eiiergy 
deposition per cell, and to sustain a high rate of incident 
particles. The system is made by cold charge preamplifiers 
(working at 120°K). low-noise fast shapers followed by 
digitizer electronics at 40 MHz sampling rate that employs a 
gain switching technique to expand the dyilainic range, where 
the gain can bc selected for each sample individually (i.e. cvery 
25 ns). To reduce the amount of data cullected the system 
contains a zero suppression circuit based on halo cxpaosion. 
I. INTRODUCTION 
The NA48 Collaboration has built a dctector to measure 
the direct CP-violating parameter E’/€ i n  neutral kaon 
decays[ll.The accuracy of the measurement aim to he of the 
ordcr of 2 x To measure thc decays of KO into x0xo 
it uscs an electromagnetic calorimetcr with liquid Krypton. 
The calorimeter has about 13,500 cells made by Cu-Be 
elcctrodes stretched in slight zig-zag along the beam axis. A 
photonlelectron shower is recoiistructcd from the signals of a 
grid of about 11x1 1 cells around the impact point (due to the 
properties of the liquid, up to 40% of the shower energy is 
deposited in the impact cell). 
The requirements for the calorimetcr performance had 
influenced heavily the rcedout electronics. The LKr calorimeter 
has[2]: 
’Thc NA48 Collaboration: Cagliari, Cambridge, CERN, Dubna, 
Edinburgh, Fenma, Fircnm, Mainz, Orsay, Pcrugia, Pisa, Saclay, 
Sicgcn, Torino, Vienna, Warsaw 
e Energy resolution of 3.5%/& with a constant term of 
O S % ,  for ia good background rcjection and determination 
of the energy scale 
Time resolution of about 200 ps to correlate events 
with the trigger counters and to separate quasi-in-time 
accidental events 
Good space resolution (= 1 mm) to reduce ambiguity in 
pairing photons and for mass resolution 
Noise level on one cell less than 5 MeV 
Maximum energy expected in one cell SO GeV 
Cell to cell calibration of about 0.5% 
The readout uses a fast shaping technique and initial current 
readout with a cell capacity of about 200 pF to cope with the 
time resolution requirement and with high rate capability. The 
signals are then sampled at 40 MHz. The noise requirements 
lead to a dynamic range for the output signal of about 1:15000 
i.e. 14 bits. Thc characteristics of the showers (one cell with 
a large signal and long tails with lower energy) require to sum 
up more than 100 cells to measure the energy of the shower and 
consequently the cohcrent noise must be kept very low. Cell to 
cell calibration means the need for a stable calibration system 
and accurate measurement of the calibration constants. 
11. PREAMPLIFIERS 
The preamplifiers[3] are mountcd inside the cryostat in the 
120°K liquid krypton, directly attached to the calorimeter strips. 
This choice has been done to minimize the charge transfer time 
and the noise. The circuit, shown in figurc I ,  is based on Si- 
JFET and integrates the anode current of 2.4 pAlGeV with a 
restoring time of 150 ns. The signal is then sent out using 50 C2 
coaxial cables and feedthroughs on the top of the cryostat. 
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Moreover, to improve the transmission of the signal from the 
cryostat to the readout, the second stage of the line driver is a 
differential line driver with an extra amplification to match tlie 
downstream dynamic range and the attenuation due to the cable 
termination. 
IV. THE CALORIMETER PIPELINE DIGITIZER 
The CPD (Calorimeter Pipeline Digitizer[S][6]) modules 
perform the final shaping aiid the digitization of the calorimeter 
signal, together with the handling of the digital pipeline. At the 
time of the design of the module (1994) only a few low-cost 
10 bit ADCs at 40 Msamples/s were available, altliough 
since then 12 bit ADCs have become available. To overcome 
this limitation in dynamic range, we have used ti method of 
dynamic range expansion (dynamic range switching) which 
expands the dynamic range of the ADC with four bits in four 
gain ranges while maintaining the resolution of the ADC. 
The initial shaper stage narrows the triangular signal 
coming from the line driver to increase the rate capability 
by avoiding pile-up and to improve the time resolution. The 
schematic of the shaper is shown in figure 3. The line driver 
signal is differentiated with a time constant of 20 ns by a 
passive network and fed both to a 9-polc Bessel filter and to 
three discriminators for the gain switching logic. The Bessel 
filter produces a pulse delayed by 50 11s with respect to the 
original input, with a 40 ns rise time, 73 ns FWHM and 160 ns 
at the baseline, followed by an undershoot at 3% of the pulse 
amplitude which lasts for a time equal to the drift time of tlie 
electrons across the calorimeter cell (about 2.85 >is). A separate 
copy of the shaped signal is also provided for building sum 
signals among channels for triggering purposes. 
The output signal of thc shaper is then amplificd by a 
passive network with 4 different gains. The 3 gain ratios are 
given by the ratios of resistor values and stable to 0.07% while 
the spread in the gain ratios between different channels is less 
than 1%. The typical gains are equivalent to 3.6, 10.2, 24.6 
and 60.5 MeViADC count. The decisioii of which gain range 
to use is made by the three discriminators mentioned above 
with different thresholds. The delay characteristic of the Bessel 
tilter has been chosen so that there is sufficient time for the 
discriminators atid logic circuit to settle. 
Every 25 ns cycle of the centrally distributed experiment 
clock a different gain can be selected and the lowest 
gain rcaclied for a given input pulse can be frozen for a 
programmable number of subsequent cycles. This i~llows 
to measure the relevant part of a pulse using the same 
amplification, thus simplifying the calibration needs. Moreover 
a programmable offsets can be applied to the selected gaiii 
signal to avoid underllow conditions in case of two signals 
coming close in time. Cain switching thrcsholds, offscts and 
gain hold periods are programmable via 6 bit DAC registers. 
For compactness, power c.onsumptioii and cost rcduction, 
the collaboration has developed a customized mixed 
analog/digital BiCMOS ASIC, which is named KRYPTON, 
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Figure I:  : Schematic of the prcamplificdon and calibration circuit 
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Figure 2; : Schematic of tlie line driver circuit. 
To control tlie response uniforinily aiid the stability over 
the wholc calorimeter to better than 0.5% a precise and stable 
calibration system has been developed. This is implemented 
using about 2000 pulse generators (each one serving 8 
channels) codtrolled by the voltage set with a single 15 bits 
DAC. A DMOS switch triggers an RC circuit injecting a 
signal similar to an ionization pulse, The preamplifiers and the 
calibration circuits are on the same boards, directly mounted 
on the calorimeter backplane. 
The trimconductances of the calibration circuit were 
measured globally to 0.5% using a precise current injcctor 
both at room temperature and at 120°K. and a table of 
conversion factors between reference vollages and current in  
the calorimeter has been derived. 
111. LINE DRIVERS 
The signals coming out of the preamplifiers are sent to 
linc driver boards[4]. These boards are located directly on the 
feedthroughs and share the Faraday cage made by the cryostat. 
Figure 2 shows the circuit diagram. The functionalities of 
these hoards are multiple. By a proper choice of R I ,  R2 and 
C1 the circuit performs a pule-zero compensation, eliminating 
the ~=150 ns time constant of the preamplifier and replacing it 
with a faster 5=20 ns, thus recreating a triangular currciit signal 
as given by the calorimeter cell. The loss of amplitude in the 
signal due to the pole-zero cancellation is compensated by a 
similar amplification defined by R3 and R4. 
Figurc 3: : Schematic or the shapcr circuit and scope pictures of input and oulput signals 
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Figure 4: : Block diagram of the KRYPTON ASIC with external Figure 5: 
components. analog input at the ADC ror a stcp input signal. 
logic. Figure 4 shows the block diagram of  the KRYPTON two channels) contains shaper circuit, FADC and the pipeline 
ASIC; figure 5 shows thc signals entering and coming out from with its control. The pipeline buffer is made by 16k x 12bit 
the ASIC for a step input signal. 15 ns SRAM which is logically divided intu two 8k parts: the 
is then sampled first is used as a 204.8 ps circular buffer while the second one is 
by a hit 4o MHz bit used as a linear buffer where selected data are transferred before 
information coming from three discriminators is added to being read out. The control of the pipeline buffer is made by 
this word. pigure 6 sllows a grid of7x7 cells with the signals of a gate array called MEA (Memory Illterface Gate Array[71) 
which perfonns three main operations: a 100 GeV photon shower. 
Modules have been built that combine the shaper, FADC 
and sample buffer memory for 64 channels. These modules are 
built in a 3-slot wide Fastbus board and each of thein holds 32 
daughter cards (CPDAS), 1 Fasthus decoding card (CPDFIC), 1 
memory address controller (CPDMAC) and 1 trigger sum card 
(CPDTR). Each CPDAS (a double side mounted card serving 
: Digital gain bits, sigual at the Bessel filter input, and 
The output of switched 
(philips TDA8760) and tile 
. 12 bits of data from the FADC every 25 ns 
the data bus. It sends 24 bits of multiplexed data into the 
SRAM every 50 ns. 
it moves dam from the circular buffer into the linear 
one when a timestamp operation is dispatched by the 
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Figiirc 6 :  : Grid o l l x l  cidorimcter cells with I O  conscculivc samples of a 100 GeV photon shower. On the lcft thc CPI) ADC values, on Ihc 
righl the switching gain values. 
CPDMAC card 
it reads data Srom tlie linear buffer and sends them to the 
rcad-out data bus when the CPDMAC issues a readlinear 
hufer- command 
The control of: the mcinvries in the CPD is common to all 
tlie channels. Thc implementation of such a coiitrol is the 
CPDMAC card. It is this card that actually divides the memory 
into circuhir and linear buifers and keeps track of thc addresses 
to use for each buffer. The CPDFIC card contains a custom 
chip (Fastbus Slave Interface CIiip[8]) which implements the 
Fastbus interface; it handles the serial loading of the paranicters 
in the CI'DAS cards. The CPDTR card provides tlie analog 
signals for the neutral trigger. Eech CPD covers an 8x8 square 
matrix of calorimeter channels. The CPDTR provides 2x8 
analog sums in both x and y view. Each input to the sum can 
be disabled or amplified with a programmable gain to equaliw 
amplitudes. The signals used to make the sums are taken after 
the shaper, besore the p i i n  switching amplifier. 
Duc to the number of channels to be read, the experiment 
uscs 216 CPD modules, for a total of 30 Fastbus crates. To 
addrcss them as a Fastbus cluster[91 custom-made hardware 
couplers hctween successive Fastbus backplanes have been built 
(Clusler Interconnect[ 101). 
amount of data read out and storcd to a manageable amount, a 
scheme of zero suppression witli a reduction factor of 20.30 is 
used. 
A simplc suppression schcmr. based on comparison of 
each individual signal with a threshold would discard the cells 
covered by the tail of the shower: even if the signals in tlicsc 
cells are quite small, they have to be takcii into account i n  
order to reach the desired energy resolution of 3 .5%/ f i  with 
a constant term of 0.5%. In ordcr to keep them, a custom 
processing unit called TZSA (Triggcr and Zero Suppression 
ASlC[II]). hiis been designed. The task of the TZSA is to 
mark the cliannels with an energy peak and in a second phase 
to mark the channels up to a given radius from this centcr. 
Thus the central peak plus tlie surrounding halo is marked 
for selective rcad-out. To achieve two-dimcnsional zero 
suppression, a technique borrowed from image processing has 
been used. A SIMD(Single Instruction Multiple Data) matrix 
of 128x128 1-hit PE's (Processing Elements), each connected 
to its orthogonal neighbours, perform an expansion algorithm 
around thc outstanding peak (see lig. 7). Each TZSA consists 
of 16 PE's. The DC contains 1024 of these ASICs, housed 
on 32 Data Concentrator Processor modules, each motlule 
accepting inpnts from 8 CPD modules. Tlicy are housed i n  two 
crutes with Fitstbus meclianics and a custom backplane tliat 
provides the interconnectivity necessary for the halo cxpansiun. 
During normal operation the CPDs can deliver up to 
16 samples for each channel. From thc CPDs the data are v. THE DATA CONCENTRATOR (DC) 
The CPD module provides only tlie digitization phase. At 
a trigger rate of 10 kHz with 10 samplcs per channel the 216 
CPDs produce about 4 GByteis of data. Sincc the majority 
of the detector channels contains only pedestal, to reduce the 
transferred to the DC using optical fibers. Each optical link has 





if (N I E I S 1 W) then T=l 
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Figure I :  : DC halo expansion algorithm. 00 lop thc.two possible algorithms are shown. Given a channel T, its neighbours are checked against 
thresholds: depending on the the result and algorilhm used the channel T is inarkcd to bc read out. The proccss is repcated as many times as the 
radius of the desircd halo. On bottom a 16-channel "hit" anay with 2 hits (left side) turns into "mark" array via the halo expansion algorithm 
(right side). 
7 
TSvisor 1- - Clock CalibPulse 1-- 
(4 x 33 MB/s) \j 
4 ~ ~ ~ ~ ~ b  Initialization 
<-~-b datakontrol signals 
~ 
I Tsvisor Trigger 
j Supervisor 






Builder ~~ ~~~~~~~ 
~~ ~ ~~ 
Figure 8: : Block diagram of the data and control tlaw in the readout system. 
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VI. DATAFLOW 
Every 25 ns a 12 hit word (10-bit WDC sarnplc + 2-bit gain 
index) is written into the circular buffer of the CPDs. In the 
entire experiment the digitization and sainple storage are driven 
by a common 40 MHz clock. This allows the direct translation 
of a second lcvel trigger given as a timestamp in a circular buffer 
address. 
Figure 8 shows the readout and control flows tlirough the 
electronics. Upon arrival of a trigger, the trigger interface 
(TIC, a module based on CES RI08260 proccssorrl2] with 
custom 110 interface) selects a time window of ten samples 
(ten 12-bit words) around the trigger timestamp to bc copied 
lor all channels from the circular buffer into the linear one. 
This information is passed to the CPDs via normal Pastbus 
bus. From the linear buffer the samples are later moved into 
the 9-stage digital pipeline of the DC via optical links. The 
samples of the cells surviving the halo zero suppression are 
sent via optical links to 16 Data RIO boards (DRIO modules 
based on CES RIO8260[12] with custom 110 interfaces). From 
here the “calorimeter event’’ data arc sent to the experiment 
event builder via. 4 custom-madc 16-bit wide BCL links capable 
of a maximum transfer rate of 33 MB/s. 
VII. CONCLUSIONS AND PERFORMANCE 
To summarize, the NA48 collaboration has built a readout 
system for its liquid Krypton electromagnetic calorimcter 
that provides a dynamic range from a fcw MeV to about 50 
GeV energy deposition per cell, and copes with a high rate of 
incident particles. The system has been built with low noise 
fast shaper circuit followed by a I-of-4 gain amplilication and 
40 MHz FADC. The gain can bc selected for each sample 
individually. To keep the amount of date collected manageable, 
a zero-suppression circuit based on halo expansion has been 
built. The system hase been in use sincc 1997; during 1998 it 
worked at an average trigger rate of 8 kHz giving a data rate 
into the event builder of about 170 MB/s. 
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